Coupling Compensation Circuitry

ABSTRACT

Various implementations described herein refer to an integrated circuit having a bitcell coupled to a bitline and a column multiplexer device coupled to the bitline between the bitcell and an output of a write driver. The integrated circuit may include a first signal line coupled to a gate of the column multiplexor device that provides a first transition signal. The integrated circuit may include a second signal line coupled to an input of the write driver that provides a second transitioning signal, and the second transition signal transitions substantially similar to the first transitioning signal. The integrated circuit may include a coupling device coupled between the first signal line and the second signal line.

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation of patent application number U.S.Pat. No. 15/960,475, filed 2018 Apr. 23, the disclosure of which isherein incorporated by reference.

BACKGROUND

This section is intended to provide information relevant tounderstanding various technologies described herein. As the section'stitle implies, this is a discussion of related art that should in no wayimply that it is prior art. Generally, related art may or may not beconsidered prior art. It should therefore be understood that anystatement in this section should be read in this light, and not as anyadmission of prior art.

In some conventional circuit designs, during write operations, a writedriver may pull down a bitline too low, so that a bitcell flips logicstate. To save area and power, this write driver is typically sharedacross multiple bitlines, and these bitlines are multiplexed together.In some cases, pass transistors are used to connect multiple differentbitlines to an output of the write driver. With technology scaling,memory operating voltage is not scaled, but this logic can operate atlower voltage. To save power, a memory array can be kept at a highercore voltage, but periphery voltage can be around 250 mv less than thememory array voltage. If the pass gate of a write multiplexor (mux) iskept at periphery voltage, then at low voltage, its drive can be reducedsignificantly, and the write operation can become difficult to achieve.For this reason, the pass transistors can be driven by the core supplyvoltage, and the driver for write column select signals (yw) can beplaced in a center spine (or bus) and drive all of the bitcells. Forwide memory, these signals may not be limited by resistance for a longline, and due to parasitic capacitance, these signals see a low-goingcoupling and can act as a poor switch to discharge bitlines. As size ofa data word of memory can be very wide, parasitic capacitive couplingbecomes significant and highly detrimental to memory operation andfunction.

BRIEF DESCRIPTION OF THE DRAWINGS

Implementations of various techniques are described herein withreference to the accompanying drawings. It should be understood,however, that the accompanying drawings illustrate only variousimplementations described herein and are not meant to limit embodimentsof various techniques described herein.

FIG. 1 illustrates a diagram of memory circuitry with couplingcompensation in accordance with various implementations describedherein.

FIGS. 2 and 3 illustrate various circuit diagrams of column multiplexordevices in accordance with various implementations described herein.

FIGS. 4 and 5 illustrate various process diagrams of methods forfabricating an integrated circuit in accordance with variousimplementations described herein.

DETAILED DESCRIPTION

Various implementations described herein are directed to memorycircuitry with coupling compensation. For instance, variousimplementations described herein refer to Bitline-to-YW miller couplingcompensation for improved write margin, wherein YW refers to writecolumn multiplexor select signal line. In other instances, variousimplementations described herein refer to Bitline-to-NYR miller couplingcompensation for improved read margin, wherein NYR refers to read columnmultiplexor select signal line. Further, various implementationsdescribed herein provide for various schemes and techniques to improveread and write margins of memory, such as, e.g., static random accessmemory (SRAM). Implementing various schemes and techniques describedherein may provide for improved read and write margins for memory (e.g.,SRAM) and increased read and write assist efficiency including reducedarea of assist capacitors.

Various implementations of bitline write assist circuitry will bedescribed in detail herein with reference to FIGS. 1-5.

FIG. 1 illustrates a schematic diagram of memory circuitry 100 withcoupling compensation in accordance with various implementationsdescribed herein.

As shown in FIG. 1, the memory circuitry 100 includes various componentsincluding, e.g., core array circuitry 102 (CORE), precharge circuitry104 (PRECH), column multiplexer circuitry 106 (COLMUX), write drivercircuitry 108 (WD), and sense amplifier circuitry 110 (SA). Furtherdescription related to the memory circuitry 100 and the variouscomponents associated therewith are described in greater detail hereinbelow.

The memory circuitry 100 may be implemented as an integrated circuit(IC) in using various types of memory, such as, e.g., random accessmemory (RAM), including static RAM (SRAM), and/or any other types ofvolatile memory. In some instances, the memory circuitry 100 may beimplemented as an IC with dual rail memory architecture and relatedcircuitry. In other instances, the memory circuitry 100 may beintegrated with computing circuitry and related components on a singlechip. Also, the memory circuitry 100 may be implemented in an embeddedsystem for various electronic and mobile applications, including lowpower sensor nodes.

Referring to diagram of FIG. 1, the memory circuitry 100 may include thecore circuitry 102 (CORE) having an array of memory cells (or bitcells)that are arranged in columns and rows. In some implementations, the CORE102 may be embodied as a MUX 4: 256×4 core array with one or more banks102A, 102B, 102C, 102D of memory cells (or bitcells) having 256 rows ofbitcells (CC[255:1]). Also, the CORE 102 may include a row decoder(ROWDEC) and a column decoder (COLDEC) for accessing each of memorycells via a selected wordline (WL) and one or more selected bitlines(BL, such as, e.g., BL0, BL1, BL2, BL3, and NBL, such as, e.g., NBL0,NBL1, NBL2, NBL3). Thus, the CORE 102 may include one or more arrays ofbitcells (e.g., banks 102A, 102B, 102C, 102D) that are accessible via atleast one wordline (WL) and one or more bitlines (e.g., BL0, BL1, BL2,BL3 and NBL0, NBL1, NBL2, NBL3). In some instances, the CORE 102 andvarious components thereof may operate at a source voltage supply, suchas, e.g., a core supply voltage Vdd along with ground or negative (−)voltage supply Vss. In other instances, the voltage range may vary withtechnology.

As described herein above, the core array circuitry 102 (CORE) mayinclude multiple banks of memory cell arrays, wherein each memory cellmay be referred to as a bitcell. Further, each memory cell may beconfigured to store at least one data bit value (e.g., a data valuerelated to a logical ‘0’ or ‘1’). In various instances, the array ofmemory cells may include any number of memory cells (or bitcells) thatare arranged in various applicable configurations, such as, e.g., atwo-dimensional (2D) memory array having any number of columns(Ncolumns) and any number of rows (Nrows) of multiple memory cellsarranged in a 2D grid pattern with 2D indexing capabilities.

In some cases, each memory cell (or bitcell) may be implemented withrandom access memory (RAM) circuitry, or some other type of volatiletype memory. For instance, each memory cell (or bitcell) may includevarious multi-transistor static RAM (SRAM) cells, including varioustypes of SRAM cells, such as, e.g., 6T CMOS SRAM and/or various othertypes of complementary MOS (CMOS) SRAM cells, such as, e.g., 2T, 4T, 8T,10T, 12T, 14T or more transistors per bit. Further, in some cases, thememory circuitry 100 may operate at one or more source voltage levels(Vdd, Vss, etc.) with a voltage range that varies with the applicabletechnology for specific integrated circuits (ICs).

The memory circuitry 100 may include the precharge circuitry 104 (PRECH)having one or more precharge transistors (e.g., PMOS transistors T0, T1,T2, T3, T4, T5, T6, T7) that are arranged in parallel and coupled tocorresponding bitlines (BL0, BL1, BL2, BL3 and NBL0, NBL1, NBL2, NBL3).In some instances, each of the precharge transistors (T0, T1, T2, T3,T4, T5, T6, T7) may be activated based on a precharge control signal(nblprech). In some instances, the precharge control signal (nblprech)may be inverted with an inverter 118 to provide a bitline prechargesignal (blprech), which is provided (or supplied) to the COLMUX 106.Further, as shown, each of the precharge transistors (T0, T1, T2, T3,T4, T5, T6, T7) may be coupled between the source voltage supply Vdd anda corresponding bitline (BL0, BL1, BL2, BL3 and NBL0, NBL1, NBL2, NBL3).

The memory circuitry 100 may also include the column multiplexer (mux)circuitry 106 (COLMUX) having one or more first column multiplexordevices (e.g., NMOS transistors T8, T9, T10, T11, T12, T13, T14, T15)designated for write operations that are arranged in parallel to operateas a write multiplexer and are coupled to corresponding bitlines (BL0,BL1, BL2, BL3 and NBL0, NBL1, NBL2, NBL3). Also, the column multiplexercircuitry 106 (COLMUX) may include one or more second column multiplexordevices (e.g., PMOS transistors T16, T17, T18, T19, T20, T21, T22, T23)designated for read operations that are arranged in parallel to operateas a read multiplexer and are coupled to corresponding bitlines (BL0,BL1, BL2, BL3 and NBL0, NBL1, NBL2, NBL3). In some implementations, thecolumn mux circuitry 106 (COLMUX) may be referred to as read and writecircuitry (or a read/write column multiplexor) having a write componentpart with one or more write devices (e.g., the first column mux devicesT8, T9, T10, T11, T12, T13, T14, T15) and a read component part with oneor more read devices (e.g., the second column mux devices T16, T17, T18,T19, T20, T21, T22, T23). In some instances, the read and writecircuitry may include write driver WD 108, 108A, 108B and senseamplifier SA 110.

In some implementations, each of the first column multiplexor devices(T8, T9, T10, T11, T12, T13, T14, T15) may be activated based on a writecolumn multiplexor select signal (yw, such as, e.g., yw0, yw1, yw2,yw3). Also, as shown in FIG. 1, each of the first column multiplexordevices (T8, T9, T10, T11, T12, T13, T14, T15) may be coupled between acorresponding bitline (BL0, BL1, BL2, BL3 and NBL0, NBL1, NBL2, NBL3)and a write data line (wdl), which is coupled to an output of writedriver 108.

In some implementations, each of the second column multiplexor devices(T16, T17, T18, T19, T20, T21, T22, T23) may be activated based on aread column multiplexor select signal (nyr, such as, e.g., nyr0, nyr1,nyr2, nyr3). Also, as shown in FIG. 1, each of the second columnmultiplexor devices (T16, T17, T18, T19, T20, T21, T22, T23) may becoupled between a corresponding bitline (BL0, BL1, BL2, BL3 and NBL0,NBL1, NBL2, NBL3) and a sensed data line (sd) or an inverted sensed dataline (nsd), which is coupled to an output of sense amplifier (SA) 110.

The memory circuitry 100 may include the write driver circuitry 108 (WD)having a first write driver 108A and a second write driver 108B, e.g.,as part of the column mux circuitry 106 (COLMUX). As shown in FIG. 1,the first write driver 108A includes a NAND gate 120 and an inverterhaving a PMOS transistor T25 and an NMOS transistor T26 that are coupledbetween source voltage levels (Vdd and Vss). The first write driver 108Aincludes an output at node n1 that is coupled to column mux devices T8,T10, T12, T14. Also, the NAND gate 120 receives a write clock signal(wclk) and data signal (nd) as inputs and provides an output signal(nd_I) to gates of the transistors T25, T26. As also shown, the invertorarrangement of transistors T25, T26 provide a write data line (wdl)signal as the output from the first write driver 108A at node n1 to thecolumn mux devices T8, T10, T12, T14. Thus, the column mux devices T8,T10, T12, T14 are coupled to corresponding bitlines (BL0, BL1, BL2, BL3)between the bitcells in memory banks 102A, 102B, 102C, 102D and thefirst write driver 108A.

Further, as shown in FIG. 1, the second write driver 108B includes aNAND gate 122 and an inverter having a PMOS transistor T27 and an NMOStransistor T28 that are coupled between source voltage levels (Vdd andVss). The second write driver 108B includes an output at node n2 that iscoupled to column mux devices T9, T11, T13, T15. Also, the NAND gate 122receives the write clock signal (wclk) and the data signal (nd) asinputs and provides an output signal (nd_I) to gates of the transistorsT27, T28. As also shown, the invertor arrangement of transistors T27,T28 provide a write data line (wdl) signal as the output from the secondwrite driver 108B at node n2 to the column mux devices T9, T11, T13,T15. Thus, the column mux devices T9, T11, T13, T15 are coupled tocorresponding bitlines (NBL0, NBL1, NBL2, NBL3) between the bitcells inmemory banks 102A, 102B, 102C, 102D and the second write driver 108B.

In some implementations, the memory circuitry 100 may include one ormore coupling devices (C6, C7, C8, C9) that are coupled between a firstsignal line, such as, e.g., the write column multiplexor select signalline yw (yw0, yw1, yw2, yw3), and a second signal line, such as, e.g.,write clock signal line (wclk). In some instances, the coupling devices(C6, C7, C8, C9) may be coupled between the gates of the correspondingcolumn mux devices (T8, T9, T10, T11, T12, T13, T14, T15) and the secondsignal line, such as, e.g., write clock signal line (wclk). In somecases, the coupling devices (C6, C7, C8, C9) may be implemented with acapacitor. In other cases, the coupling devices (C6, C7, C8, C9) may beimplemented with transistors that are coupled together to operate(and/or function) as a capacitor. Hence, as shown in FIG. 1, thecoupling devices (C6, C7, C8, C9) are coupled between correspondingwrite column mux select signals (yw0, yw1, yw2, yw3) and the write clocksignal (wclk). In various implementations, the coupling devices (C6, C7,C8, C9) may be coupled between the YW signal lines (yw0, yw1, yw2, yw3)and any other signal line that transitions the same as the YW signal.

The memory circuitry 100 may include the sense amplifier circuitry 110(SA), e.g., as part of the column mux circuitry 106 (COLMUX). As shownin FIG. 1, the sense amplifier circuitry 110 (SA) provides multipleoutput signals, such as, e.g., the sensed data signal (sa) as s firstoutput signal and a complementary sensed data signal (nsd) as a secondoutput signal. As shown, the first output signal line (sd) from thesense amplifier circuitry 110 (SA) is coupled to the column mux devicesT16, T18, T20, T22, and the second output signal line (nsd) from thesense amplifier circuitry 110 (SA) is coupled to the column mux devicesT17, T19, T21, T23. As such, the column mux devices T16, T18, T20, T22are coupled to corresponding bitlines (BL0, BL1, BL2, BL3) between thebitcells in memory banks 102A, 102B, 102C, 102D and the sense amplifiercircuitry 110 (SA), and the column mux devices T17, T19, T21, T23 arecoupled to corresponding bitlines (NBL0, NBL1, NBL2, NBL3) between thebitcells in memory banks 102A, 102B, 102C, 102D and the sense amplifiercircuitry 110 (SA).

In some implementations, the memory circuitry 100 may include one ormore coupling devices (C10, C11, C12, C13) that are coupled between athird signal line, such as, e.g., the read column multiplexor selectsignal line nyr (nyr0, nyr1, nyr2, nyr3), and a fourth signal line, suchas, e.g., bitline precharge signal line (blprech). In some instances,the coupling devices (C10, C11, C12, C13) may be coupled between thegates of the corresponding column mux devices (T16, T17, T18, T19, T20,T21, T22, T23) and the fourth signal line, such as, e.g., bitlineprecharge signal line (blprech). In some cases, the coupling devices(C10, C11, C12, C13) may be implemented with a capacitor. In othercases, the coupling devices (C10, C11, C12, C13) may be implemented withone or more transistors that are coupled together to operate (and/orfunction) as a capacitor. Hence, as shown in FIG. 1, the couplingdevices (C10, C11, C12, C13) are coupled between corresponding readcolumn mux select signals (nyr0, nyr1, nyr2, nyr3) and the invert (orinversion) of the bitline precharge signal (blprech). In variousinstances, the coupling devices (C10, C11, C12, C13) may be coupledbetween the NYR signal lines (nyr0, nyr1, nyr2, nyr3) and any othersignal line that transitions the same as the NYR signal.

FIGS. 2 and 3 illustrate various diagrams of column multiplexor (mux)devices in accordance with implementations described herein. Inparticular, FIG. 2 illustrates a diagram 200 of a first column muxdevice (N0) with parasitic capacitance, and FIG. 3 illustrates a diagram300 of a second column mux device (P1) with parasitic capacitance. Inreference to FIGS. 2 and 3, various components described therein aresimilar in scope and functionality to related components as shown anddescribed in FIG. 1.

As shown in FIG. 2, the bitcell 102 is coupled to the bitline (bl), andthe column mux device (N0) is coupled to the bitline (bl) between thebitcell 102 and the output of the write driver 108 at node n1. In someinstances, the column mux device (N0) may include a transistor, and thefirst signal line (yw) may be coupled to the gate of the transistor. Thewrite driver 108 may include an inverter (e.g., the arrangement oftransistors P0, N1), and the column mux device (N0) may be coupled tothe bitline (bl) between the bitcell 102 and the output of the inverter(P0, N1). Further, as shown, a write driver line (wdl) is coupledbetween the output of the write driver 108 and the column mux device(N0). Also, in some instances, the write driver 108 may include the ANDgate 120.

The first signal line (yw) is coupled to the gate of the column muxdevice (N0), and the first signal line (yw) provides the firsttransition signal. In some instances, the first signal line (yw) isimplemented with the write column multiplexer select signal line, whichis coupled to the gate of the column mux device (N0).

The second signal line (wclk) is coupled to the input of the writedriver 108, and the second signal line (wclk) provides a secondtransitioning signal. The second transition signal transitionssubstantially similar to the first transitioning signal. In someinstances, the second signal line (wclk) may be implemented with a writeclock signal line, which is coupled to the input of the write driver108. Also, as shown, the second signal line (wclk) is coupled to theinput of the write driver 108, e.g., at the input of the AND gate 120,and the inverted data signal (nd) is also coupled to another input ofthe AND gate 120. Further, the AND gate 120 provides an output signal(nd_I) to the gates of the transistors (P0, N1) based on the inputsignals (wclk, nd). Hence, the inverter arrangement of the transistors(P0, N1) provide the output of the write driver 108 at node n1.

The coupling device (C6) may be coupled between the first signal line(yw) and the second signal line (wclk). As shown, the coupling device(C6) is coupled between the gate of the column mux device (N0) and thesecond signal line (wclk). In some instances, the coupling device (C6)may be implemented with a capacitor. In other instances, the couplingdevice (C6) may be implemented with one or more transistors that arecoupled together to operate (and/or function) as a capacitor.

In some implementations, as shown in FIG. 2, the column mux write driverNMOS stack (i.e., N0, N1) may generate (and/or develop) various MOSbased parasitic miller capacitance, such as, e.g., Cmiller(bl-yw) andCmiller(wdl-yw). In some instances, as shown, a first parasitic millercapacitance Cmiller(bl-yw) may generate (and/or develop) between thebitline (bl) and the first signal line (yw). In various other instances,as shown, a second parasitic miller capacitance Cmiller(wdl-yw) maygenerate (and/or develop) between the bitline (bl) and the write driverline (wdl), e.g., at the output of the write driver 108. Further, asshown, the coupling device (C6) may provide an added (or additional)capacitance, such as, e.g., Cadded(wclk-yw).

As shown in FIG. 3, the bitcell 102 is coupled to the bitline (bl), andthe column mux device (P1) is coupled to the bitline (bl) between thebitcell 102 and the output of the sense amplifier 110. In someinstances, the column mux device (P1) includes a transistor, and thethird signal line (nyr) may be coupled to the gate of the transistor.

The third signal line (nyr) is coupled to the gate of the column muxdevice (P1), and the third signal line (nyr) provides the thirdtransition signal. In some instances, the third signal line (nyr) isimplemented with a read column multiplexer select signal line, which iscoupled to the gate of the column mux device (P1).

The fourth signal line (blprech) is coupled to the output of the logicdevice 118, and the fourth signal line (blprech) provides the fourthtransitioning signal. The fourth transition signal transitionssubstantially similar to the third transitioning signal. In someinstances, the second signal line (blprech) is implemented with abitline precharge signal line that is coupled to the output of the logicdevice 118. In some cases, the logic device 118 may implemented with aninverter.

The coupling device (C10) is coupled between the third signal line (nyr)and the fourth signal line (blprech). As shown, the coupling device(C10) may be coupled between the gate of the column mux device (P1) andthe fourth signal line (blprech). In some instances, the coupling device(C10) may be implemented with a capacitor. In some other instances, thecoupling device (C10) may be implemented with one or more transistorsthat are coupled together to operate (and/or function) as a capacitor.

In some implementations, as shown in FIG. 3, the read column mux device(P1) is used to couple (or connect) the bitline (bl) to the output (sd)of the sense amplifier 110 with parasitic miller capacitance, such as,e.g., Cmiller(bl-nyr). In various instances, as shown, a parasiticmiller capacitance Cmiller(bl-nyr) may generate (and/or develop) betweenthe bitline (bl) and the third signal line (nyr). Further, the couplingdevice (C10) may provide an added (or additional) capacitance, such as,e.g., Cadded(blprech-yw).

FIG. 4 illustrates a process flow diagram of a method 400 forfabricating an integrated circuit in accordance with variousimplementations described herein.

It should be understood that even though method 400 may indicate aparticular order of operation execution, in some cases, various specificportions of operations may be executed in a different order, and ondifferent systems. Some additional operations and/or steps may be addedto and/or omitted from method 400. Also, method 400 may be implementedin hardware and/or software. If implemented in hardware, method 400 maybe implemented with various circuit elements, such as described hereinabove in reference to FIGS. 1-3. If implemented in software, method 400may be implemented as a program or software instruction process that maybe configured for providing memory circuitry with coupling compensationas described herein above. Further, if implemented in software,instructions related to implementing the method 400 may be stored inmemory and/or a database. For instance, a computer or various othertypes of computing devices having a processor and memory may beconfigured to perform method 400.

As described and shown in reference to FIG. 4, method 400 may beutilized for manufacturing, fabricating, and/or producing an integratedcircuit (IC) that implements memory circuitry having couplingcompensation.

At block 410, method 400 may fabricate a bitcell coupled to a bitline.In various implementations, the bitcell may be one of multiple bitcellsin an array of bitcells that may include various types of memory storagecells, such as, e.g., SRAM.

At block 420, method 400 may fabricate a column multiplexer devicecoupled to the bitline between the bitcell and an output of a writedriver. The column multiplexer device may be implemented with atransistor, and in this instance, the first signal line may be coupledto the gate of the transistor. The write driver may be implemented withan inverter, and in this instance, the column multiplexer device may becoupled to the bitline between the bitcell and the output of theinverter.

At block 430, method 400 may fabricate a first signal line coupled to agate of the column multiplexor device that provides a first transitionsignal. The first signal line may include a write column multiplexerselect signal line that is coupled to the gate of the column multiplexordevice.

At block 440, method 400 may fabricate a second signal line coupled tothe input of the write driver that provides a second transitioningsignal, wherein the second transition signal transitions substantiallysimilar to the first transitioning signal. The second signal line mayinclude a write clock (WCLK) signal line that is coupled to the input ofthe write driver.

At block 450, method 400 may fabricate a coupling device coupled betweenthe first signal line and the second signal line. The coupling devicemay be coupled between a gate of the column multiplexor device and thesecond signal line. The coupling device may be implemented with acapacitor. The coupling device may be implemented with a transistor thatis coupled together to operate as a capacitor. For instance, thecoupling device may be implemented with a transistor that is arranged(or coupled together) in a manner to operate (or function) as acapacitor.

FIG. 5 illustrates a process flow diagram of a method 500 forfabricating an integrated circuit in accordance with variousimplementations described herein.

It should be understood that even though method 500 may indicate aparticular order of operation execution, in some cases, various specificportions of operations may be executed in a different order, and ondifferent systems. Some additional operations and/or steps may be addedto and/or omitted from method 500. Also, method 500 may be implementedin hardware and/or software. If implemented in hardware, method 500 maybe implemented with various circuit elements, such as described hereinabove in reference to FIGS. 1-3. If implemented in software, method 500may be implemented as a program or software instruction process that maybe configured for providing memory circuitry with coupling compensationas described herein above. Further, if implemented in software,instructions related to implementing the method 500 may be stored inmemory and/or a database. For instance, a computer or various othertypes of computing devices having a processor and memory may beconfigured to perform method 500.

As described and shown in reference to FIG. 5, method 500 may beutilized for manufacturing, fabricating, and/or producing an integratedcircuit (IC) that implements memory circuitry having couplingcompensation.

At block 510, method 500 may fabricate a bitcell coupled to a bitline.In various implementations, the bitcell may be one of multiple bitcellsin an array of bitcells that may include various types of memory storagecells, such as, e.g., SRAM.

At block 520, method 500 may fabricate a column multiplexer devicecoupled to the bitline between the bitcell and an output of a senseamplifier. The column multiplexer device may be implemented with atransistor, and the first signal line may be coupled to the gate of thetransistor.

At block 530, method 500 may fabricate a first signal line coupled to agate of the column multiplexor device that provides a first transitionsignal. The first signal line may include a read column multiplexerselect signal line that is coupled to the gate of the column multiplexordevice.

At block 540, method 500 may fabricate a second signal line coupled tothe output of a logic device that provides a second transitioningsignal, wherein the second transition signal transitions substantiallysimilar to the first transitioning signal. The second signal line mayinclude a bitline precharge signal line that is coupled to the output ofthe logic device. The logic device may be implemented with an inverter.

At block 550, method 500 may fabricate a coupling device coupled betweenthe first signal line and the second signal line. The coupling devicemay be coupled between a gate of the column multiplexor device and thesecond signal line. The coupling device may be implemented with acapacitor. The coupling device may be implemented with a transistor thatis coupled together to operate as a capacitor. For instance, thecoupling device may be implemented with a transistor that is arranged(or coupled together) in a manner to operate (or function) as acapacitor.

Described herein are various implementations of an integrated circuit.The integrated circuit may include a bitcell coupled to a bitline. Theintegrated circuit may include a column multiplexer device coupled tothe bitline between the bitcell and an output of a write driver. Theintegrated circuit may include a first signal line coupled to a gate ofthe column multiplexor device that provides a first transition signal.The integrated circuit may include a second signal line coupled to aninput of the write driver that provides a second transitioning signal,wherein the second transition signal transitions substantially similarto the first transitioning signal. The integrated circuit may include acoupling device coupled between the first signal line and the secondsignal line.

Described herein are various implementations of an integrated circuit.The integrated circuit may include a bitcell coupled to a bitline. Theintegrated circuit may include a column multiplexer device coupled tothe bitline between the bitcell and an output of a sense amplifier. Theintegrated circuit may include a first signal line coupled to a gate ofthe column multiplexor device that provides a first transition signal.The integrated circuit may include a second signal line coupled to anoutput of a logic device that provides a second transitioning signal.The second transition signal transitions substantially similar to thefirst transitioning signal. The integrated circuit may include acoupling device coupled between the first signal line and the secondsignal line.

Described herein are various implementations of an integrated circuit.The integrated circuit may include a bitcell coupled to a bitline. Theintegrated circuit may include read and write circuitry having a firstcolumn multiplexer device and a second column multiplexer device. Thefirst column multiplexer device may be coupled to the bitline betweenthe bitcell and a write driver, and the second column multiplexer devicemay be coupled to the bitline between the bitcell and a sense amplifier.The integrated circuit may include multiple signal lines including afirst signal line, a second signal line, a third signal line, and afourth signal line. The first signal line may be coupled to a gate ofthe first column multiplexor device and may provide a first transitionsignal. The second signal line may be coupled to the write driver andmay provide a second transitioning signal that transitions substantiallysimilar to the first transitioning signal. The third signal line may becoupled to a gate of the second column multiplexor device and mayprovide a third transition signal. The fourth signal line may be coupledto a logic device and may provide a fourth transitioning signal thattransitions substantially similar to the third transitioning signal. Theintegrated circuit may include multiple coupling devices including afirst coupling device and a second coupling device. The first couplingdevice may be coupled between the first signal line and the secondsignal line, and the second coupling device may be coupled between thethird signal line and the fourth signal line.

It should be intended that the subject matter of the claims not belimited to the implementations and illustrations provided herein, butinclude modified forms of those implementations including portions ofimplementations and combinations of elements of differentimplementations in accordance with the claims. It should be appreciatedthat in the development of any such implementation, as in anyengineering or design project, numerous implementation-specificdecisions should be made to achieve developers' specific goals, such ascompliance with system-related and business related constraints, whichmay vary from one implementation to another. Moreover, it should beappreciated that such a development effort may be complex and timeconsuming, but would nevertheless be a routine undertaking of design,fabrication, and manufacture for those of ordinary skill having benefitof this disclosure.

Reference has been made in detail to various implementations, examplesof which are illustrated in the accompanying drawings and figures. Inthe following detailed description, numerous specific details are setforth to provide a thorough understanding of the disclosure providedherein. However, the disclosure provided herein may be practiced withoutthese specific details. In some other instances, well-known methods,procedures, components, circuits and networks have not been described indetail so as not to unnecessarily obscure details of the embodiments.

It should also be understood that, although the terms first, second,etc. may be used herein to describe various elements, these elementsshould not be limited by these terms. These terms are only used todistinguish one element from another. For example, a first element couldbe termed a second element, and, similarly, a second element could betermed a first element. The first element and the second element areboth elements, respectively, but they are not to be considered the sameelement.

The terminology used in the description of the disclosure providedherein is for the purpose of describing particular implementations andis not intended to limit the disclosure provided herein. As used in thedescription of the disclosure provided herein and appended claims, thesingular forms “a,” “an,” and “the” are intended to include the pluralforms as well, unless the context clearly indicates otherwise. The term“and/or” as used herein refers to and encompasses any and all possiblecombinations of one or more of the associated listed items. The terms“includes,” “including,” “comprises,” and/or “comprising,” when used inthis specification, specify a presence of stated features, integers,steps, operations, elements, and/or components, but do not preclude thepresence or addition of one or more other features, integers, steps,operations, elements, components and/or groups thereof.

As used herein, the term “if” may be construed to mean “when” or “upon”or “in response to determining” or “in response to detecting,” dependingon the context. Similarly, the phrase “if it is determined” or “if [astated condition or event] is detected” may be construed to mean “upondetermining” or “in response to determining” or “upon detecting [thestated condition or event]” or “in response to detecting [the statedcondition or event],” depending on the context. The terms “up” and“down”; “upper” and “lower”; “upwardly” and “downwardly”; “below” and“above”; and other similar terms indicating relative positions above orbelow a given point or element may be used in connection with someimplementations of various technologies described herein.

While the foregoing is directed to implementations of various techniquesdescribed herein, other and further implementations may be devised inaccordance with the disclosure herein, which may be determined by theclaims that follow.

Although the subject matter has been described in language specific tostructural features and/or methodological acts, it is to be understoodthat the subject matter defined in the appended claims is notnecessarily limited to the specific features or acts described above.Rather, the specific features and acts described above are disclosed asexample forms of implementing the claims.

What is claimed is:
 1. An integrated circuit, comprising: a bitcellcoupled to a bitline; a column multiplexer device coupled to the bitlinebetween the bitcell and an output of a sense amplifier; a first signalline coupled to a gate of the column multiplexer device that provides afirst transition signal; a second signal line coupled to an output of alogic device that provides a second transition signal, wherein thesecond transition signal transitions substantially similar to the firsttransition signal; and a coupling device coupled between the firstsignal line and the second signal line.
 2. The integrated circuit ofclaim 1, wherein the column multiplexer device comprises a transistor.3. The integrated circuit of claim 1, wherein the first signal linecomprises a read column multiplexer select signal line that is coupledto the gate of the column multiplexer device.
 4. The integrated circuitof claim 1, wherein the second signal line comprises a bitline prechargesignal line that is coupled to the output of the logic device.
 5. Theintegrated circuit of claim 1, wherein the logic device comprises aninverter.
 6. The integrated circuit of claim 1, wherein the couplingdevice is coupled between the gate of the column multiplexer device andthe second signal line.
 7. The integrated circuit of claim 1, whereinthe coupling device comprises a capacitor.
 8. The integrated circuit ofclaim 1, wherein the coupling device comprises a transistor that iscoupled together to operate as a capacitor.
 9. An integrated circuit,comprising: a bitcell coupled to a bitline; read and write circuitryhaving a first column multiplexer device and a second column multiplexerdevice, wherein the first column multiplexer device is coupled to thebitline between the bitcell and a write driver, and wherein the secondcolumn multiplexer device is coupled to the bitline between the bitcelland a sense amplifier; multiple signal lines including a first signalline, a second signal line, a third signal line, and a fourth signalline, wherein the first signal line is coupled to a gate of the firstcolumn multiplexer device and provides a first transition signal,wherein the second signal line is coupled to the write driver andprovides a second transition signal that transitions substantiallysimilar to the first transition signal, wherein the third signal line iscoupled to a gate of the second column multiplexer device and provides athird transition signal, and wherein the fourth signal line is coupledto a logic device and provides a fourth transition signal thattransitions substantially similar to the third transition signal; andmultiple coupling devices including a first coupling device and a secondcoupling device, wherein the first coupling device is coupled betweenthe first signal line and the second signal line, and wherein the secondcoupling device is coupled between the third signal line and the fourthsignal line.
 10. The integrated circuit of claim 9, wherein the firstcoupling device is coupled between the gate of the first columnmultiplexer device and the second signal line, and wherein the secondcoupling device is coupled between the gate of the second columnmultiplexer device and the fourth signal line.
 11. The integratedcircuit of claim 9, wherein the first coupling device comprises a firstcapacitor, and wherein the second coupling device comprises a secondcapacitor.
 12. The integrated circuit of claim 9, wherein the firstcoupling device comprises a first transistor that is coupled together tooperate as a first capacitor, and wherein the second coupling devicecomprises a second transistor that is coupled together to operate as asecond capacitor.
 13. The integrated circuit of claim 9, wherein thefirst column multiplexer device comprises a first transistor, andwherein the second column multiplexer device comprises a secondtransistor.
 14. The integrated circuit of claim 9, wherein the writedriver comprises an inverter, and wherein the first column multiplexerdevice is coupled to the bitline between the bitcell and an output ofthe inverter.
 15. The integrated circuit of claim 9, wherein the logicdevice comprises an inverter, and wherein the fourth signal line iscoupled to an output of the inverter.
 16. The integrated circuit ofclaim 9, wherein the first signal line comprises a write columnmultiplexer select signal line that is coupled to the gate of the firstcolumn multiplexer device.
 17. The integrated circuit of claim 9,wherein the third signal line comprises a read column multiplexer selectsignal line that is coupled to the gate of the second column multiplexerdevice.
 18. The integrated circuit of claim 9, wherein the second signalline comprises a write clock signal line that is coupled to an input ofthe write driver.
 19. The integrated circuit of claim 9, wherein thefourth signal line comprises a bitline precharge signal line that iscoupled to an output of the logic device.
 20. A method of manufacturingan integrated circuit, comprising: fabricating a bitcell coupled to abitline; fabricating a column multiplexer device coupled to the bitlinebetween the bitcell and an output of a sense amplifier; fabricating afirst signal line coupled to a gate of the column multiplexer devicethat provides a first transition signal; fabricating a second signalline coupled to an output of a logic device that provides a secondtransition signal, wherein the second transition signal transitionssubstantially similar to the first transition signal; and fabricating acoupling device coupled between the first signal line and the secondsignal line.